## IN THE CLAIMS

**-**3

. 4

- 1. (Currently amended) A random number generator, comprising an electrical circuit that in response to an applied electrical signal, initially has an unstable state and settles into a stable state which it settles into after a random period of time; a counter that determines the time that it takes for the electrical circuit to settle into the stable state; and a generator that generates a random number using the random period of time settle time as the a random seed.
- 2. (Currently amended) The generator of Claim 1, wherein the electrical circuit responds to said electrical signal when initially non-operating to cause said circuit to begin operation starts in the unstable state when power is applied to the electrical circuit.
- 3. (Currently amended) The generator of Claim 2 1, wherein the electrical signal is applied eircuit is forced into the unstable state during the operation of the electrical circuit in order to generate a new random seed.
- 4. (Original) The generator of Claim 2, wherein the electrical circuit comprises a phase locked loop.
- 5. (Currently amended) The generator of Claim 4, wherein the counter further comprises a counter that counts <u>a</u> the number of meta-stable clock ticks of the phase locked loop during the settle random period of time of the phase locked loop and wherein the random seed

60361282v1

5 <u>random period of time</u>.

1

<sup>-</sup>2

. 3

4

5

6

1

2

3

1

2

3

4

6. (Currently amended) A random number generation method, comprising:

providing an electrical circuit that in response to an applied electrical signal, initially has an unstable state and settles into a stable state which it settles into after a random period of time; counting the time that it takes for the electrical circuit to settle into the stable state; and generating a random seed based on the settle random period of time of the electrical circuit.

7. (Currently amended) The method of Claim 6 further comprising applying <u>said</u>

<u>electrical signal power</u> to the electrical circuit <u>while so that the electrical circuit starts in the unstable state when power is applied to the electrical circuit <u>is operating</u>.</u>

- 8. (Currently amended) The method of Claim 6 further comprising applying said electrical signal to the electrical circuit while said electrical circuit is operating eausing the electrical circuit to be placed into the unstable state during the operation of the electrical circuit in order to generate a new random seed.
- 9. (Currently amended) A random seed generator, comprising:

  an electrical circuit that <u>in response to an applied electrical signal intitally</u> has an unstable

  state and <u>settles into</u> a stable state <del>which it settles into</del> after a random period of time; and

60361282v1 3

a counter that determines the time that it takes for the electrical circuit to settle into the stable state wherein data corresponding to the settle random period of time is used by said generator as corresponds to a random seed for generating a random number.

1 10. (Currently amended) The generator of Claim 9, wherein the electrical circuit is

non-operating prior to application of said signal starts in the unstable state when power is applied

to the electrical circuit.

11. (Currently amended) The generator of Claim 9, wherein the electrical signal is applied eircuit is forced into the unstable state during the operation of the electrical circuit in order to generate a new random seed.

12. (Original) The generator of Claim 10, wherein the electrical circuit comprises a phase locked loop.

13. (Currently amended) The generator of Claim 12, wherein the counter further comprises a counter that counts the <u>a</u> number of meta-stable clock ticks of the phase locked loop during the <u>settle random period of</u> time of the phase locked loop and wherein the random seed comprises the number of meta-stable clock ticks of the phase locked loop during the <u>settle random period of</u> time.

14. (Currently amended) A random seed generation method, comprising:

60361282v1 4

providing an electrical circuit that in response to an applied electrical signal, initially has 2 3 an unstable state and settles into a stable state which it settles into after a random period of time; 4 and counting the random time that it takes for the electrical circuit to settle into the stable 5 6 state wherein data corresponding to the settle random period of time corresponds to is used by said generator as a random seed for generating a random number. . 7

- 15. (Currently amended) The method of Claim 14 further comprising applying said electrical signal power to the electrical circuit while said electrical current is not operating to put the electrical circuit into the unstable state.
- 16. (Currently amended) The method of Claim 14 further comprising applying said electrical signal to causing the electrical circuit when said electrical circuit is operating to cause 3 and electrical circuit to enter into an the unstable state during the operation of the electrical 4 circuit in order to generate a new random seed.
  - 17. (Currently amended) A computer system that generates a random number, comprising:
  - a phase locked loop circuit that upon application of an electrical signal enters into has an unstable state and after a random period of time enters into a stable state that it enters after some random-period of time;

5

60361282v1

1

2

3

1

2

1

2

3

4

5

	a counter for determining the random period of time and wherein said computer system
uses d	ata corresponding to said random period of time as for the phase locked loop to settle into
the sta	ble state, the settle time corresponding to a random seed; and

a generator for applying the random seed to a random number generator in order to generate a random number.

18. (Currently amended) The computer system of Claim 17, wherein the counter further comprises a counter that counts the <u>a</u> number of meta-stable clock ticks of the phase locked loop during the <u>random period of settle</u> time of the phase locked loop and wherein the random seed comprises the number of meta-stable clock ticks of the phase locked loop during the <u>settle random period of time</u>.

60361282v1